Part Number Hot Search : 
PT231 SF2178A HER308 VPI2505 TS68040 X2N4352 ACNM1112 MMA5224
Product Description
Full Text Search
 

To Download MP8352 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  MP8352 3v-6v input, 6a, 600kh z step-down converter with synchronizable gate driver MP8352 rev. 1.0 www.monolithicpower.com 1 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. the future of analog ic technology description the MP8352 is a monolithic step-down switch mode converter with a built in internal power mosfet. it achieves 6a continuous output current over a wide input supply range with excellent load and line regulation. current mode operation provides fast transient response and eases loop stabilization. fault condition protection includes cycle-by-cycle current limiting and thermal shutdown. the MP8352 requires a minimum number of readily available standard external components and is available in a space saving 3mm x 4mm 14-pin qfn package. features ? 3v to 6v operating input range ? 6a continuous output current ? 45m ? internal power mosfet switch ? external power supply vcc ? power good indicator ? synchronous gate driver delivers up to 95% efficiency ? fixed 600khz frequency ? synchronizable up to 1.5mhz ? cycle-by-cycle over current protection with hiccup ? thermal shutdown ? output adjustable from 0.8v ? stable with low esr output ceramic capacitors ? available in a 3mm x 4mm 14-pin qfn package applications ? point of load regulator in distributed power system ? digital set top boxes ? personal video recorders ? broadband communications ? flat panel television and monitors ?mps? and ?the future of analog ic technology? are registered trademarks of monolithic power systems, inc. typical application MP8352 sw bg fb bst 8, 9, 10 13 1 14 11 gnd in vcc en/sync m2 v in pgood external v cc v cc pg 4, 5, 6 12 3 2 off on l1 2.2uh 0 123456 60 70 80 90 100 load current(a) efficiency(%) vin=3v vin=5v vin=6v efficiency vs. output current
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 2 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. ordering information part number* package top marking free air temperature (t a ) MP8352dl 3x4 qfn14 8352 ?40 c to +85 c * for tape & reel, add suffix ?z (eg. MP8352dl?z). for rohs compliant packaging, add suffix ?lf (eg. MP8352dl?lf?z) package reference top view fb pg en/sync in in in n/c 1 2 3 4 5 6 7 gnd bg vcc bst sw sw sw 14 13 12 11 10 9 8 exposed pad on backside absolute maxi mum ratings (1) supply voltage v in ...................................... 6.5v v sw ....................... -0.3v(-5v for < 10ns) to 7.5v v bs -v sw .......................................................... 6v all other pins .................................?0.3v to +6v continuous power dissipation (t a = +25c) (2) ??????????????????....2.6w junction temperature ...............................150 c lead temperature ....................................260 c storage temperature.............. ?65 c to +150 c recommended operating conditions (3) supply voltage v in vcc .......................3v to 6v operating junct. temp (t j )..... ?40 c to +125 c thermal resistance (4) ja jc 3x4 qfn14..............................48.......11.... c/w notes: 1) exceeding these ratings may damage the device. 2) the maximum allowable power dissipation is a function of the maximum junction temperature t j (max) , the junction-to-ambient thermal resistance ja , and the ambient temperature t a . the maximum allowable continuous power dissipation at any ambient temperature is calculated by p d (max) = (t j (max) -t a )/ ja . exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. internal thermal shutdown circuitry protects the device from permanent damage. 3) the device is not guaranteed to function outside of its operating conditions. 4) measured on jesd51-7, 4-layer pcb.
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 3 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. electrical characteristics v in = 5v, v cc = 5v, t a = +25 c, unless otherwise noted. parameters symbol condition min typ max units feedback voltage v fb 3v v in 6v 0.788 0.808 0.828 v feedback current i fb v fb = 0.8v 10 na switch on resistance r ds(on) 45 m ? switch leakage v en = 0v, v sw = 0v 0 10 a current limit (5) 8 a oscillator frequency f sw v fb = 0.6v 400 600 800 khz fold-back frequency v fb = 0v 60 150 240 khz maximum duty cycle v fb = 0.6v 85 90 % minimum on time t on 100 ns v cc under voltage lockout threshold rising 2.8 v v cc under voltage lockout threshold hysteresis 200 mv en input low voltage 0.4 v en input high voltage 2.0 v v en = 2v 2 en input current v en = 0v 0.1 a sync frequency range (low) f syncl 300 khz sync frequency range (high) f synch 1.5 mhz enable turnoff delay t off 5.0 us supply current (shutdown) v en = 0v, vcc=5v 45 65 a supply current (quiescent) v en = 2v, v fb = 1v 0.75 1.0 ma thermal shutdown 150 c gate driver sink impedance r sink 1 ? gate driver source impedance r source 4 ? gate drive current sense trip threshold 20 mv power good threshold rising 0.69 0.74 0.79 v power good threshold hysteresis 40 mv pg pin level v pg pg sink 4ma 0.4 v note: 5) guaranteed by design.
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 4 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. typical performance characteristics v in =5v, v cc =5v, v out =2.5v, t a = +25oc, unless otherwise noted. 0 123456 60 70 80 90 100 load current(a) efficiency(%) case temperaeture rise( o c) vin=3v vin=5v vin=6v efficiency vs. output current enabled supply current vs. vcc voltage 500 600 700 800 900 1000 vcc voltage(v) enabled supply current( ua ) disabled supply current vs. vcc voltage 10 30 50 70 90 11 0 130 vcc voltage (v) disabled supply current(ua) case temperature rise vs. output current 5 15 25 35 45 55 123456 output current(a) peak current vs. duty cycle 6 7 8 9 10 11 12 13 10 20 30 40 50 60 70 80 90 duty cycle(%) peak current(a) line regulation input voltage (v) line regulation load regulation -0.075 -0.065 -0.055 -0.045 -0.035 -0.025 -0.015 -0.005 0.005 0123456 load current(a) load regulation vin=3v vin=5v vin=6v -0.06 -0.05 -0.04 -0.03 -0.02 -0.01 0.00 0.01 3.0 3.5 4.0 4.5 5.0 5.5 6.0 3.0 3.5 4.0 4.5 5.0 5.5 6.0 3.0 3.5 4.0 4.5 5.0 5.5 6.0 io = 0a io =3a io =6a
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 5 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. typical performanc e characteristics (continued) v in =6v, v cc =5v, v out =2.5v, t a = +25oc, unless otherwise noted. 1ms/div enable startup no load 400ns/div 400 s/div 1ms/div 1ms/div sw 5v/div v out 1v/div hiccup with short output short recovery inductor current 5a/div inductor current 5a/div v out 1v/div sw 5v/div v out 1v/div v sw 5v/div en 5v/div inductor current 2a/div enable startup full load v out 1v/div v sw 5v/div en 5v/div inductor current 5a/div 1ms/div vcc startup no load v out 1v/div v sw 5v/div vcc 5v/div inductor current 2a/div vcc startup full load v out 1v/div v sw 5v/div vcc 5v/div inductor current 5a/div input ripple voltage full load v in 200mv/div v sw 5v/div output ripple voltage full load v out 10mv/div v sw 5v/div inductor current 5a/div load transient response load:3a-6a with slew rate:1a/us v out 20mv/div i o 2a/div 1 s/div
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 6 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. pin functions pin # name description 1 fb feedback. an external resistor divider from the output to gnd, tapped to the fb pin sets the output voltage. to prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillator frequency when the fb voltage is below 250mv. 2 pg power good indicator. connect this pin to v cc or v out by a 100k ? pull-up resistor. the output of this pin is low if the output vo ltage is 10% less than the nominal voltage, otherwise it is an open drain. 3 en/sync on/off control and external frequency synchronization input. 4, 5, 6 in supply voltage. the MP8352 operates from a +3v to +6v unregulated input. c1 is needed to prevent large voltage spikes from appearing at the input. 7 n/c no connect. 8, 9, 10 sw switch output. 11 bst bootstrap. this capacitor is needed to dr ive the power switch?s gate above the supply voltage. it is connected between sw and bst pi ns to form a floating supply across the power switch driver. 12 vcc need external bias power supply. decouple with a 1f ceramic capacitor. 13 bg gate driver output. connect this pin to the synchronous mosfet gate. 14 gnd, exposed pad ground. this pin is the voltage reference for the regulated output voltage. for this reason care must be taken in its layout. th is node should be placed outside of the m2 to c1 ground path to prevent switching current spikes from inducing voltage noise into the part. connect exposed pad to gnd plane for optimal thermal performance.
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 7 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. operation in en/sync fb sw vcc bg gnd pg bst oscillator 600khz driver current sense amplifier x40 error amplifier current limit comparator pwm comparator driver rsen 5m ? reference -- + -- + -- + s r r q q -- + c1 50pf c1 1pf r1 300k ? power good v bg v cc v cc v bg v cc figure 1?functional block diagram the MP8352 is a fixed frequency, synchronous, step-down switching regulator with an integrated high-side power mosfet and a gate driver for a low-side external mosfet. it achieves 6a continuous output current over a wide input supply range with excellent load and line regulation. it provides a single highly efficient solution with current mode control for fast loop response and easy compensation. the MP8352 operates in a fixed frequency, peak current control mode to regulate the output voltage. a pwm cycle is initiated by the internal clock. the integrated high -side power mosfet is turned on and remains on until its current reaches the value set by the comp voltage. when the power switch is off, it remains off until the next clock cycle starts. if, in 90% of one pwm period, the current in the power mosfet does not reach the comp set current value, the power mosfet will be forced to turn off. error amplifier the error amplifier compares the fb pin voltage with the internal 0.8v reference (ref) and outputs a current proportional to the difference between the two. this out put current is then used to charge or discharge t he internal compensation network to form the comp voltage, which is used to control the power mosfet current. the optimized internal co mpensation network minimizes the external component counts and simplifies the control loop design.
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 8 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. enable/synch control the MP8352 has a dedicated enable/synch control pin (en/sync). by pulling it high or low, the ic can be enabled and disabled by en. tie en to vin for automatic start up. to disable the part, en must be pulled low for at least 5 s. the MP8352 can be synchronized to external clock range from 300khz up to 1.5mhz through the en/sync pin. the internal clock rising edge is synchronized to the external clock rising edge. vcc under-voltage lockout (uvlo) under-voltage lockout (uvlo) is implemented to protect the chip from operating at insufficient supply voltage. the MP8352 uvlo comparator monitors the output voltage of the internal regulator, vcc. the uvlo rising threshold is about 2.8v while its falling threshold is a consistent 2.6v. internal soft-start the soft-start is implemented to prevent the converter output voltage from overshooting during startup. when the chip starts, the internal circuitry generates a soft-start voltage (ss) ramping up from 0v to 1.2v. when it is lower than the internal reference (ref), ss overrides ref so the error amplifier uses ss as the reference. when ss is higher than ref, ref regains control. over-current-protection and hiccup the MP8352 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. meanwhile, output voltage starts to drop until fb is below the under-voltage (uv) threshold, typically 30% below the reference. once a uv is triggered, the MP8352 enters hiccup mode to periodically restart the part. this protection mode is especially useful when the output is dead-short to ground. the average short circuit current is greatly reduced to alleviate the thermal issue and to protect the regulator. the MP8352 exits the hiccup mode once the over current condition is removed. thermal shutdown thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. when the silicon die temperature is higher than 150 c, it shuts down the whole chip. when the temperature is lower than its lower threshold, typically 140 c, the chip is enabled again. floating driver and bootstrap charging the floating power mosfet driver is powered by an external bootstrap capacitor. this floating driver has its own uvlo protection. this uvlo?s rising threshold is 2.2v with a hysteresis of 150mv. the bootstrap capacitor voltage is regulated internally by v in through d1, m3, c4, l1 and c2 (figure 2). if (v in -v sw ) is more than 5v, u2 will regulate m1 to maintain a 5v bst voltage across c4. -- + -- + v cc 5v u2 d1 m3 bst sw c4 c2 l1 v out figure 2 ? internal bootstrap charging circuit startup and shutdown if vin, vcc and en are higher than their appropriate thresholds, the chip starts. the reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. the regulator provides stable supply for the remaining circuitries. three events can shut down the chip: en low, vcc low and thermal shutdown. in the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. the comp voltage and the internal supply rail are then pulled down. the floating driver is not subject to this shutdown command.
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 9 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. application information setting the output voltage the external resistor divider is used to set the output voltage (see the schematic on front page). the feedback resistor r1 also sets the feedback loop bandwidth with the internal compensation capacitor (see figure 1). choose r1 to be around 40.2k ? for optimal transient response. r2 is then given by: 1 v 8 . 0 v 1 r 2 r out ? = table 1?resistor selection for common output voltages v out (v) r1 (k ? ) r2 (k ? ) 1.8 40.2 (1%) 32.4 (1%) 2.5 40.2 (1%) 19.1 (1%) 3.3 40.2 (1%) 13 (1%) selecting the inductor a 1 h to 10 h inductor with a dc current rating of at least 25% percent higher than the maximum load current is recommended for most applications. for highest efficiency, the inductor dc resistance should be less than 15m ? . for most designs, the inductance value can be derived from the following equation. osc l in out in out f i v ) v v ( v l ? ? = where ? i l is the inductor ripple current. choose inductor current to be approximately 30% if the maximum load current, 6a. the maximum inductor peak current is: 2 i i i l load ) max ( l ? + = under light load conditions below 100ma, larger inductance is recommended for improved efficiency. synchronous mosfet the external synchronous mosfet is used to supply current to the inductor when the internal high-side switch is off. it reduces the power loss significantly when compared against a schottky rectifier. table 2 lists example synchronous mosfets and manufacturers. table 2?synchronous mosfet selection guide part no. manufacture am4874 analog power si7848 vishay selecting the input capacitor the input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the ac current to the step-down converter while maintaining the dc input voltage. use low esr capacitors for the best performance. ceramic capacitors with x5r or x7r dielectrics are highly recommended because of their low esr and small temperature coefficients. for most applications, a 22 f capacitor is sufficient. since the input capacitor (c1) absorbs the input switching current it requires an adequate ripple current rating. the rms current in the input capacitor can be estimated by: ? ? ? ? ? ? ? ? ? = in out in out load 1 c v v 1 v v i i the worse case condition occurs at v in = 2v out , where: 2 i i load 1 c = for simplification, choose the input capacitor whose rms current rating greater than half of the maximum load current.
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 10 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. the input capacitor can be electrolytic, tantalum or ceramic. when using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. 0.1f, should be placed as close to the ic as possible. when using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. the input voltage ripple caused by capacitance can be estimated by: ? ? ? ? ? ? ? ? ? = ? in out in out s load in v v 1 v v 1 c f i v selecting the output capacitor the output capacitor (c2) is required to maintain the dc output voltage. ceramic, tantalum, or low esr electrolytic capacitors are recommended. low esr capacitors are preferred to keep the output voltage ripple low. the output voltage ripple can be estimated by: ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? = ? 2 c f 8 1 r v v 1 l f v v s esr in out s out out where l is the inductor value and r esr is the equivalent series resistance (esr) value of the output capacitor. in the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. the output voltage ripple is mainly caused by the capacitance. for simplification, the output voltage ripple can be estimated by: ? ? ? ? ? ? ? ? ? = in out 2 s out out v v 1 2 c l f 8 v ? v in the case of tantalum or electrolytic capacitors, the esr dominates the impedance at the switching frequency. for simplification, the output ripple can be approximated to: esr in out s out out r v v 1 l f v ? v ? ? ? ? ? ? ? ? ? = the characteristics of the output capacitor also affect the stability of the regulation system. the MP8352 can be optimized for a wide range of capacitance and esr values. pcb layout guide pcb layout is very important to achieve stable operation. it is highly recommended to duplicate evb layout for optimum performance. if change is necessary, please follow these guidelines and take figure 3 for references. 1) keep the path of switching current short and minimize the loop area formed by input cap, high-side mosfet and low-side mosfet/schottky diode (as the red dotted line loop shows). 2) keep the connection of low-side mosfet/schottky diode between sw pin and input power ground as short and wide as possible. 3) bypass ceramic capacitors are suggested to be put close to the v in and v cc pin. 4) ensure all feedback connections are short and direct. place the feedback resistors and compensation components as close to the chip as possible. 5) route sw away from sensitive analog areas such as fb. 6) connect in, sw, and especially gnd respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability. bg vcc bst sw gnd fb v out n/c vout pgnd single point connection external blas supply sgnd l pg in in in c in c out sw sw en/sync figure 3?pcb layout conceptual drawing , only top layer shown, and a ground plane is assumed
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver MP8352 rev. 1.0 www.monolithicpower.com 11 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. external bootstrap diode an external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external bst diode are: z duty cycle is high: d= in out v v >65% in these cases, an external bst diode is recommended from v cc to bst pin, as shown in fig.4 sw bst c l bst c 2.5v out external bs external v cc t diode MP8352 in4148 figure 4?add optional external bootstrap diode to enhance efficiency the recommended external bst diode is in4148, and the bst cap is 0.1~1 f, when the bst diode is used. vcc bias supply consideration the MP8352 does not have the ldo inside. it needs external bias power supply to make the device work properly.
MP8352 ? 3v to 6v input, 6a, 600khz step-down with synchronous gate driver notice: the information in this document is subject to change wi thout notice. users should warra nt and guarantee that third party intellectual property rights are not infringed upon w hen integrating mps products into any application. mps will not assume any legal responsibility for any said applications. MP8352 rev. 1.0 www.monolithicpower.com 12 1/25/2010 mps proprietary information. unaut horized photocopy and duplication prohibited. ? 2010 mps. all rights reserved. package information 3mm x 4mm qfn14 side view top view 1 14 8 7 bottom view 2.90 3.10 1.60 1.80 3.90 4.10 3.20 3.40 0.50 bsc 0.18 0.30 0.80 1.00 0.00 0.05 0.20 ref pin 1 id marking 1.70 0.50 0.25 recommended land pattern 2.90 note: 1) all dimensions are in millimeters. 2) exposed paddle size do es not include mold flash. 3) lead coplanarity sha ll be 0.10 millimeter max. 4) jedec reference is mo-229, variation vged-3. 5) drawing is not to scale. pin 1 id see detail a 3.30 0.70 pin 1 id option b r0.20 typ. pin 1 id option a 0.30x45 o typ. detail a 0.30 0.50 pin 1 id index area


▲Up To Search▲   

 
Price & Availability of MP8352

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X